

# HIGH-SPEED ADD-COMPARE-SELECT UNITS USING LOCALLY SELF-RESETTING CMOS

*Gunok Jung, Jun Jin Kong, Gerald E. Sobelman and Keshab K. Parhi*

Department of Electrical and Computer Engineering  
University of Minnesota  
Minneapolis, MN 55455, USA  
Phone: (612) 625-8041, Fax: (612) 625-4583  
e-mail: sobelman@ece.umn.edu

## ABSTRACT

This paper presents a new self-resetting CMOS design for an Add-Compare-Select (ACS) unit, which is a key building block in a Viterbi decoder. Static CMOS and two-phase domino CMOS designs have also been implemented for comparison purposes. The simulation results show that, with the SRCMOS technique, the ACS units operate at a data rate of 568 Mbps in a 0.25 micron CMOS technology, as compared to 357 Mbps and 485 Mbps for static and domino CMOS implementations, respectively.

## 1. INTRODUCTION

The Viterbi algorithm [1] has become a very important decoding scheme for a wide range of applications in digital communications and data storage. Many implementations use a state-parallel architecture to obtain high throughput [2], [3], [4], [5]. Even so, achieving very high performance is still a challenge due to the computational requirements of the add-compare-select (ACS) unit [6].

In this paper, we show that the performance of Viterbi decoders can be enhanced by implementing the critical ACS function using an advanced circuit-level design technique. In particular, we develop an implementation using a locally self-resetting form of self-resetting CMOS (SRCMOS). The improvement in performance is demonstrated by comparing this design with standard designs based on static CMOS and two-phase domino CMOS.

The architecture of the Viterbi decoder we consider is shown in Fig. 1. The decoder consists of three functional blocks, the branch metric calculator (BMC), the ACS/register unit and the path memory (PM) block. In our design, we use a constraint-length,  $K$ , of 5 (so that there are a total of  $2^{K-1} = 16$  states), and a code rate,  $R$ , of  $1/2$ .




Fig. 1. Functional block diagram for a Viterbi decoder.

## 2. ACS IMPLEMENTATION

The overall speed of a Viterbi decoder is largely determined by the ACS computation time. In a state-parallel structure, the number of ACS units is the same as the number of states. Accordingly, 16 ACS units are used in our design. Each ACS unit consists of two saturated adder blocks, a comparator block and a selector block, as shown in Fig. 2.




Fig. 2. Block diagram for an Add-Compare-Select (ACS) unit.

Each saturated adder has the structure shown in Fig. 3, where the adder portion has been implemented using the high-performance Kogge-Stone architecture [7]. Note that the input operands,  $A$  and  $B$ , and the sum,  $S$ , are all un-

signed numbers. The saturation feature is implemented as follows: If the addition creates a final carry of one, then the active-low  $c_8$  signal will be low. This forces all of the sum output bits,  $s_7 - s_0$ , to be high and all of the complementary sum output bits,  $sn_7 - sn_0$ , to be low. (Both the true and complement forms of the sum bits are generated because the domino or SRCMOS circuits in succeeding logic stages are constructed using dual-rail implementations.)




Fig. 3. Circuit structure for a saturated adder.




Fig. 4. Block diagram for the comparator.

The comparator is implemented using a simplified adder structure where only the final carry output is needed, as shown in Fig. 4. This unit operates as follows: If  $SU[7:0]$  is less than or equal to  $SL[7:0]$ , then a final carry will not be generated so that the path select (PS) output becomes zero. Otherwise, a final carry will be generated so that PS becomes one.

The selector block is implemented using CMOS transmission gates, and operates as follows: If PS is zero, then the  $SU[7:0]$  signals are sent to the NSM output lines. Oth-

erwise, if PS is one, then the  $SL[7:0]$  signals are sent to the NSM outputs.

The pipeline register block consists of a set of positive-edge-triggered D-type flip-flops (D-FFs). The total number of D-FFs required is equal to the number of states multiplied by the number of state-metric bits, i.e.  $16 \times 8 = 128$ .

The D-FF circuits used in the pipeline register and the PM are shown in Fig. 5. Part (a) shows an active-low asynchronous reset D-FF, and part (b) shows an active-low asynchronous preset D-FF. The simulated clock-to-Q delays for these two circuits are found to be 0.2 ns and 0.3 ns, respectively.




Fig. 5. D-FF circuit designs. (a) Active-low asynchronous reset D-FF (b) Active-low asynchronous set D-FF.

### 3. SRCMOS DESIGN DETAILS

In SRCMOS, signals are represented as short-duration pulses, and the circuits are reset (i.e., precharged) immediately after they evaluate. Thus, there is no need for a separate precharge phase. In addition, the evaluate or “foot” devices can be eliminated, since the input pulses return to zero before the reset operation occurs.

Various forms of SRCMOS have been proposed in recent years. In globally self-resetting CMOS [8], the reset signal for each stage is generated by a separate timing chain which provides a parallel worst-case delay path. On the other hand, in locally self-resetting CMOS [9], the reset signal for each stage is generated by a mechanism internal to that stage. Most previous implementations of SRCMOS have required great care in device sizing in order to ensure that the reset pulses will occur at the correct times. This is




## 6. ACKNOWLEDGMENTS

This research was support in part by the National Science Foundation under grant number CCR-9988262.

## 7. REFERENCES


- [1] G. D. Forney, Jr., "The Viterbi Algorithm," *Proc. IEEE*, Vol. 61, pp. 268-278, 1973.
- [2] Sung-Han Choi and Jun-Jin Kong, "State Parallel Viterbi Decoder Soft IP and Its Applications," *IEEE TENCON*, Vol. 1, pp. 355-358, 2001.
- [3] K. He and G. Cauwenberghs, "Integrated 64-State Parallel Analog Viterbi Decoder," *IEEE International Symposium on Circuits and Systems*, Vol. 4, pp. 761-764, 2000.
- [4] K. He and G. Cauwenberghs, "An Area-Efficient Analog VLSI Architecture for State-Parallel Viterbi Decoding" *IEEE International Symposium on Circuits and Systems*, Vol. 2, pp. 432-435, 1999.
- [5] G. Fettweis and H. Meyr, "High-Speed Parallel Viterbi Decoding: Algorithm and VLSI-Architecture," *IEEE Communications Magazine*, Vol. 29, No. 5, pp. 46-55, May, 1991.
- [6] Jun Jin Kong et al, "A Fast Serial Viterbi Decoder ASIC for CDMA Cellular Base Station," *IEEE TENCON*, pp. 333-337, 1996.
- [7] P. M. Kogge and H. S. Stone, "A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations," *IEEE Trans. on Computers*, Vol. C-22, No. 8, pp. 786-793, 1973.
- [8] W. Hwang et al, "Implementation of a Self-Resetting CMOS 64-Bit Parallel Adder with Enhanced Testability," *IEEE Journal of Solid-State Circuits*, Vol. 34, No. 8, pp. 1108-1117, August 1999.
- [9] A. E. Dooply and K. Y. Yun, "Optimal Clocking and Enhanced Testability for High-Performance Self-Resetting Domino Pipelines," *Proceedings, 20th Conf. on Advanced Research in VLSI*, pp. 200-214, 1999.
- [10] Gunok Jung, V. Sundarajan and Gerald E. Sobelman, "A Robust Self-Resetting CMOS 32-bit Parallel Adder," submitted for publication.



**Fig. 8.** Timing diagram for the Viterbi decoder.

Table1: Comparison of the ACS circuit implementations.

Circuit style	Propagation delay time	Average power	Maximum power	Energy consumption	Number of transistors
Static CMOS	2.50 ns	12.6 mW	44.9 mW	31.5 pJ	952
Two-phase domino	1.76 ns	49.8 mW	260.7 mW	87.6 pJ	1,768
Self-resetting CMOS	1.46 ns	130.6 mW	225.2 mW	190.7 pJ	2,243



**Fig. 9.** Decoder throughput for 3 ACS circuit styles.